Atty. Docket: 1875.3970001

Amendments to the Claims

The listing of claims will replace all prior versions, and listings of claims in the application.

- 1. (canceled).
- 2. (currently amended) An integrated circuit for providing television functionality, comprising:

a plurality of input elements;

video and graphics processing elements;

audio processing elements, comprising:

an audio decoder including a signal mode detection system, wherein said signal mode detection system determines a transmission mode of a broadcast signal; and

an audio processor;

output interfaces; and

a control element, wherein said plurality of input elements, said video and graphics processing elements, said audio processing elements, and said output interfaces are coupled through a system controller.

3. (original) The integrated circuit of claim 2, wherein said plurality of input elements comprise:

an IF demodulator; and

a data transport module.

Atty. Docket: 1875.3970001

- 4. (original) The integrated circuit of claim 3, wherein said IF demodulator comprises a digital IF demodulator.
- 5. (original) The integrated circuit of claim 3, wherein said IF demodulator includes an FM demodulation system for approximating y(n)=1/x(n) in FM demodulation, where $x(n)=I^2(n)+Q^2(n)$.
- 6. (original) The integrated circuit of claim 3, wherein said data transport module includes a video data stream front end processor.
- 7. (original) The integrated circuit of claim 3, wherein said data transport module includes a packet substitution module.
- 8. (original) The integrated circuit of claim 3, wherein said data transport module includes a media processing system.
- 9. (original) The integrated circuit of claim 2, wherein said video and graphics processing elements comprise:

an analog video decoder;

- a digital video decoder;
- a video and graphics processing module coupled to said analog video decoder and said digital video decoder; and

a video encoder coupled to said video and graphics processing module.

- 10. (original) The integrated circuit of claim 9, wherein said analog video decoder includes a 2D adaptive comb filter.
- 11. (original) The integrated circuit of claim 9, wherein said digital video decoder includes an artificial time stamp module that generates pseudo MPEG information from received DV25 or DV50 digital video information.
- 12. (original) The integrated circuit of claim 9, wherein said digital video decoder includes a 2D adaptive comb filter.
- 13. (original) The integrated circuit of claim 9, wherein said video and graphics processing elements further comprise a 2D engine.
- 14. (original) The integrated circuit of claim 9, wherein said video and graphics processing elements further comprise a 3D engine.
- 15. (original) The integrated circuit of claim 9, wherein said video and graphics processing elements further comprise a combined color look-up and gamma correction system.

- 16. (original) The integrated circuit of claim 9, wherein said video encoder includes a timing generator.
- 17. (original) The integrated circuit of claim 9, wherein said digital video decoder includes a teletext decoder system.
- 18. (original) The integrated circuit of claim 9, wherein said video encoder includes a MPAA HDTV copy protection filter system.
 - 19. (canceled).
- 20. (currently amended) The integrated circuit of claim <u>2</u> 19, further comprising an audio decoder digital interface coupled between a IF demodulator and said audio decoder, wherein said audio decoder digital interface provides an all digital interface and reduces signal mismatch.
 - 21. (canceled).
- 22. (currently amended) The integrated circuit of claim <u>2</u> 21, wherein the broadcast signal is a Japanese Broadcast Televison System Committee broadcast signal.

- 23. (currently amended) The integrated circuit of claim 2 19, wherein said audio decoder includes a JBTSC signal separation processor configured to receive JBTSC signals and configured to process a main channel, a sub channel and a control channel of the JBTSC signals.
- 24. (currently amended) The integrated circuit of claim 2 19, wherein said audio decoder includes a digital signal processor (DSP) decoder having an execution unit, an address generator and an instruction set to decode input signals, wherein said digital signal processor decoder is reprogrammable and updateable.
- 25. (original) The integrated circuit of claim 2, wherein said output interfaces includes one or more of:
 - an S-Video composite interface;
 - a 656 interface;
 - a RF modulation interface;
 - a digital audio port; and
 - an analog audio port.
- 26. (original) The integrated circuit of claim 2, further comprising control interfaces.
- 27. (original) The integrated circuit of claim 26, wherein said control interfaces include one or more of:

BAER *et al*. Appl. No. 10/791,686

Atty. Docket: 1875.3970001

a DDR-DRAM controller;

an EJTAG module;

peripheral interfaces; and

an EBI interface.

- 28. (original) The integrated circuit of claim 2, further comprising ancillary interfaces.
- 29. (original) The integrated circuit of claim 28, wherein said ancillary interfaces include one or more of:

a USB 2.0 interface;

an Ethernet interface;

a V.90 interface; and

a SATA interface.

- 30. (original) The integrated circuit of claim 2, further comprising a reset synchronization system.
- 31. (original) The integrated circuit of claim 2, further comprising an I/O multiplexing system.
- 32. (original) The integrated circuit of claim 2, further comprising an adaptable strapping system.

- 33. (original) The integrated circuit of claim 2, further comprising a multichannel audio interconnect system.
 - 34. (currently amended) An integrated circuit, comprising:
- a digital IF demodulator for receiving and demodulating analog television signals;

an FM <u>de</u>modulation system for approximating y(n)=1/x(n) in FM demodulation, where $x(n)=I^2(n)+Q^2(n)$;

a video data stream front end processor for demultiplexing video signals that

[[us]] use both a program identifier and are multiplexed using a time division

multiplexing approach;

a packet substitution module for substituting packets into a video data stream;
a media processing system for processing multiple program channels
containing one or more data packets;

a 2D adaptive comb filter for separating luma and chroma signals within a composite video signal;

an artificial time stamp module that generates pseudo MPEG information from received DV25 or DV50 digital video information;

- a 2D engine that provides two dimensional graphics processing;
- a 3D engine that provides three dimensional graphics processing;
- a combined color look-up and gamma correction system that improves video graphics;

a timing generator for generating time-dependent control signals for video signals;

a teletext decoder system for processing teletext sequences;

a MPAA HDTV copy protection filter system for providing MPAA HDTV copy protection;

an audio decoder digital interface coupled between a IF demodulator and an audio decoder the provides and all digital interface and reduces signal mismatch;

signal mode detection system that determine a transmission mode of a broadcast signal; and

a digital signal processor within an audio decoder, wherein said digital signal processor is reprogrammable and updateable.

35. (new) An integrated circuit for providing television functionality, comprising:

a plurality of input elements;

video and graphics processing elements, comprising

an analog video decoder;

a digital video decoder comprising an artificial time stamp module that generates pseudo MPEG information from received DV25 or DV50 digital video information;

a video and graphics processing module coupled to said analog video decoder and said digital video decoder; and

a video encoder coupled to said video and graphics processing module;

BAER *et al.* Appl. No. 10/791,686

Atty. Docket: 1875.3970001

audio processing elements;

output interfaces; and

a control element, wherein said plurality of input elements, said video and graphics processing elements, said audio processing elements, and said output interfaces are coupled through a system controller.